|
Size: 516
Comment:
|
← Revision 10 as of 2010-03-08 15:05:08 ⇥
Size: 919
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| = First trial = | ## page was renamed from CLIO/Plans/DigitalControl/FirstStage ## page was renamed from CLIO/digital/FirstStage = Block diagram for First and Second Stage = |
| Line 3: | Line 5: |
| === Pre-digital === *手動スイッチをTTLの信号に置き換える === Length 信号の置き換え順序 === 1. P-arm signal 置き換え === *Vertex: whitening, anti aliasing, filterの整備 *Per end: dewhitening, anti imaging filterの整備 2. In-line signal to MC length 置き換え === *Vertex: dewhitening, anti imaging filterの整備 === long term measurement === |
== Related tasks == *P-arm signal 置き換え *long term measurement |
| Line 20: | Line 12: |
== CLIO digital block diagram: 1st stage for length signal == {{attachment:length.png}} == channel number == === ADC 16kHz === *MC REFL: (DC) = 1ch *MC Trans: 1ch *MC_F :1ch *LSC: (DC, RF) x2 = 4ch *Total 7ch === ADC 2kHz === *Total 0ch === ADC 256Hz === *Laser power 1 *Seismic 1 *Acoustic 1 *Temperature 1ch *Total 4ch === DAC === *MC: 1 SUS x 4 coils = 4ch *IFO: 1 SUS x 4 coils = 4ch *Total 8ch *(Vertex 4ch, X end 0ch, Y end 4ch) === Binary I/O === *2SUS x 4coils = 8ch *MC fast gain, swirch, boost, test *Y arm gain, swirch, boost, test |
Block diagram for First and Second Stage
Related tasks
- P-arm signal 置き換え
- long term measurement
- power
- temperature at vertex
- humidity at vertex
- dust at vertex
CLIO digital block diagram: 1st stage for length signal
channel number
ADC 16kHz
- MC REFL: (DC) = 1ch
- MC Trans: 1ch
- MC_F :1ch
- LSC: (DC, RF) x2 = 4ch
- Total 7ch
ADC 2kHz
- Total 0ch
ADC 256Hz
- Laser power 1
- Seismic 1
- Acoustic 1
- Temperature 1ch
- Total 4ch
DAC
- MC: 1 SUS x 4 coils = 4ch
- IFO: 1 SUS x 4 coils = 4ch
- Total 8ch
- (Vertex 4ch, X end 0ch, Y end 4ch)
Binary I/O
- 2SUS x 4coils = 8ch
- MC fast gain, swirch, boost, test
- Y arm gain, swirch, boost, test