Differences between revisions 1 and 6 (spanning 5 versions)
⇤ ← Revision 1 as of 2018-05-04 22:56:42 →
Size: 113
Editor: KeikoKokeyama
Comment:
← Revision 6 as of 2018-05-04 23:38:08 → ⇥
Size: 962
Editor: KeikoKokeyama
Comment:
Deletions are marked like this. Additions are marked like this.
Line 4: Line 4:

 * Injection flag
  * (1) K1:CAL-CS_CALHWI_CW_INJ_SW (16Hz sampling, on:1 off:0)
   * Hardware injection switch of CW injection (used in injection flag)
  * (2) K1:CAL-CS_CALHWI_HWINJ_SW (16Hz sampling, on:1 off:0)
   * Hardware injection master switch (used in injection flag)
  * (3) K1:CAL-CS_CALHWI_(X/Y/BS)_GAIN (16Hz sampling)
   * Signal gain to X, Y, BS
  
 * Injection signal
  * (4) K1:CAL-CS_CAL_HWI_HARDWARE_DQ (16kHz sampling)
  * Total amplitude of Hardware injection(CBC+CW+TEST)

 * So, total amplitude of CW injection is
  * (1)*(2)*(3)*(4) [count]
  * But, we should apply transfer function between injection port and displacement of each test mass when evaluating the TM displacement
   * time delay between cal model and BS model (~61usec)
   * time delay in the BS IOP(shared memory for DAC output) (~61usec)

Summary of Continuous Wave Injection at bKAGRA phase1 operation

  • Worker : T.Yokozawa, A.Miyamoto, T.Sawada
  • Injection flag
    • (1) K1:CAL-CS_CALHWI_CW_INJ_SW (16Hz sampling, on:1 off:0)
      • Hardware injection switch of CW injection (used in injection flag)
    • (2) K1:CAL-CS_CALHWI_HWINJ_SW (16Hz sampling, on:1 off:0)
      • Hardware injection master switch (used in injection flag)
    • (3) K1:CAL-CS_CALHWI_(X/Y/BS)_GAIN (16Hz sampling)
      • Signal gain to X, Y, BS
  • Injection signal
    • (4) K1:CAL-CS_CAL_HWI_HARDWARE_DQ (16kHz sampling)
    • Total amplitude of Hardware injection(CBC+CW+TEST)
  • So, total amplitude of CW injection is
    • (1)*(2)*(3)*(4) [count]
    • But, we should apply transfer function between injection port and displacement of each test mass when evaluating the TM displacement
      • time delay between cal model and BS model (~61usec)
      • time delay in the BS IOP(shared memory for DAC output) (~61usec)

KAGRA/Commissioning/Phase1/Operation/MeasurementsSummary/CWInjection (last edited 2018-05-07 14:53:29 by TakaakiYokozawa)